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ABSTRACT 
Integrated circuits comprise the core of essentially all electronic systems. In the 
design of many integrated circuits, one task of the design engineer is to provide accurate 
voltages to sub blocks in the circuit structure. The circuits that provide these voltages 
are often referred to as voltage references. A widely used class of voltage references 
that typically have low supply, process, and temperature sensitivities are bandgap 
references whose output voltage is dominated by the bandgap voltage of silicon. 
Though several structurally different bandgap reference circuits are widely used in 
industry, there is little in the literature that focuses on how the performance of these 
circuits can be optimized or how the performance of different bandgap circuits compare. 
The task of optimization and comparison is complicated by the realization that each of 
the bandgap circuits themselves have several degrees of freedom in the design. In this 
work, a metric for fairly comparing the basic performance of different bandgap 
references based upon the normalized second-order temperature derivative is 
introduced. This metric is used to compare the performance of several of the most 
popular bandgap reference circuits that are used in the production. The comparisons 
show that even though the structure of these reference circuits are fundamentally 
different and even though each circuit has several degrees of design freedom, the 
normalized temperature coefficients of all circuits in the comparison group at a fixed 
operating temperature are the same. The comparisons also show that the designer 
x 
 
cannot optimize the basic performance of any of these circuits through judicious 
utilization of the degrees of design freedom.  
In this work, a new very low power voltage reference obtained by replacing the 
diode-connected bipolar transistors in a basic bandgap circuit with diode-connected 
MOS transistors operating in deep weak inversion is also discussed. An analytical 
formulation of the weak-inversion MOS voltage reference shows that the MOSFET-
based structure has even lower temperature sensitivity than the basic bandgap circuits.  
The issue of practicality of the MOS-based reference is, however, of concern since the 
extremely low currents appear to create the need for very large resistors which are not 
realistically available in most standard CMOS processes.     
Key word: second order coefficient, bandgap reference circuit, PN junction, MOSFET  
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CHAPTER I INTRODUCTION 
In modern industry chip design, accurate, low-power, supply-independent, and 
temperature stable voltage references are essential for many designs. Since the chip 
may go through a variety of temperature ranges during normal operation, temperature 
stability is often particularly important. Maintaining temperature independence is 
inherently a challenging problem since the electrical properties of transistors and 
resistors are heavily influenced by temperature. 
1.1 Voltage Reference 
In Wikipedia, a voltage reference is defined as “A voltage reference is an 
electronic device that ideally produces a fixed (constant) voltage irrespective of the 
loading on the device, power supply variations, temperature changes, and the passage 
of time” [1]. Although an ideal voltage reference would provide a fixed value of output 
voltage independent of temperature, supply voltage, process parameters, and other 
environmental variables, even the best voltage references available depend a little on 
these factors. 
The earliest voltage references were evolved from the field of metrology and 
were comprised of a wet-chemical cell often referred to as a Clark Cell. These cells 
have zinc or zinc amalgam  anodes  and mercury cathodes and are immersed in 
a saturated aqueous solution of zinc sulfate, with a paste comprised of mercurous 
sulfate as a depolarizer [2]. These voltage references had a specific temperature 
requirement and also exhibited a temperature slope. In about 1905, applications using 
the Clark cell were often replaced by the Weston cell [3]. The latter is more temperature-
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independent. Other types of voltage references have been used in metrology and are 
based upon Zener diodes, Josephson junctions and mercury batteries. At first, people 
just wanted to obtain some standard voltage criteria and calibration was used to enhance 
performance much like was common practice for other kinds of metrology such as that 
used to establish length and weight standards. Many of the earlier voltage references 
were based upon chemistry of the materials used to make the reference and the resulting 
references were not practical for extensive utilization in cost-sensitive electronic 
systems. 
In contrast, solid-state references are based on physical properties of devices.  
They are often smaller, less expensive, and can be embedded in a cost-effective way in 
many electronic circuits and systems. The most of common solid-state references are 
based upon either the electrical properties of a Zener diode or the bandgap 
characteristics of silicon expressed through the electrical properties of PN junctions. 
The PN junctions are invariably associated with junction diodes or bipolar transistors.  
Voltage references based upon the bandgap voltage of silicon are descriptively termed 
bandgap references.  
The Zener diode has some diode properties but references based upon Zener 
diodes are based upon the nondestructive breakdown voltage that can be used to obtain 
a reasonably constant output voltage. Since the Zener diode operating in breakdown 
can tolerate a large range of reverse currents and still keep the voltage drop quite 
constant, they can be used to build simple low-cost voltage references. Zener diodes 
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can be designed to operate at different breakdown voltages. Unfortunately, good Zener 
diodes are often not available in many of the widely-used CMOS processes. 
Bandgap references are widely used in industry and can be built in most 
standard semiconductor processes. Most bandgap references evolved by creating the 
weighted sum of two internally generated voltages, one with a positive temperature 
coefficient and the other with a negative temperature coefficient.  By adjusting the 
weight properly, the derivative can be forced to vanish at a predetermined temperature. 
Several of the more popular bandgap circuits exhibit an output voltage around 1.25 V 
(close to the theoretical 1.22 eV bandgap of silicon at 0 K). This circuit concept was 
first published by David Hilbiber in 1964 [1]. Bob Widlar, Paul Brokaw and others 
followed up with other commercially successful versions [1]. 
The most basic structure of a voltage reference is shown in Figure 1. 
Negative 
Temperature 
Coefficient 
(NTC)
K
Positive 
Temperature 
Coefficient 
(PTC)
XOUT
XN
XP
 
Figure 1 Standard idea of voltage reference 
In this structure, two voltages, 𝑋𝑁  and 𝑋𝑃 , which have opposite polarity 
temperature coefficients are generated. The temperature coefficient of 𝑋𝑁 is negative 
and satisfies the relationship 
𝜕𝑋𝑁(𝑇)
𝜕𝑇
= 𝛹𝑁 < 0  The temperature coefficient of 𝑋𝑃 
satisfies the relationship 
𝜕𝑋𝑃(𝑇)
𝜕𝑇
= 𝛹𝑃 > 0. It follows that the output can be expressed 
as: 
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𝑋𝑂𝑈𝑇 = 𝑋𝑁 +𝐾𝑋𝑃             (1)                  
It directly follows from equation (1) that: 
𝜕𝑋𝑂𝑈𝑇
𝜕𝑇
=
𝜕𝑋𝑁
𝜕𝑇
+𝐾
𝜕𝑋𝑃
𝜕𝑇
                       (2) 
The gain K is selected so that the derivative vanishes at a predetermined 
temperature that is descriptively termed the inflection temperature, 𝑇𝐼𝑁𝐹 . It thus 
follows that K must satisfy the equation (3):  
𝜕𝑋𝑂𝑈𝑇
𝜕𝑇
|
𝑇=𝑇𝐼𝑁𝐹
=
𝜕𝑋𝑁
𝜕𝑇
|
𝑇=𝑇𝐼𝑁𝐹
+ 𝐾
𝜕𝑋𝑃
𝜕𝑇
|
𝑇=𝑇𝐼𝑁𝐹
= 0            (3) 
From the equation (3), the value of K can be expressed like this: 
K = −
𝜕𝑋𝑁
𝜕𝑇
|
𝑇=𝑇𝐼𝑁𝐹
𝜕𝑋𝑁
𝜕𝑇
|
𝑇=𝑇𝐼𝑁𝐹
                            (4) 
The value of K is often dependent upon several process parameters that may 
change from the nominal value during fabrication of the circuit. This will cause a shift 
in 𝑇𝐼𝑁𝐹 from the desired value. If this shift is unacceptable, the circuit can be trimmed 
after manufacturing. 
1.2 Introduction of Bandgap Reference Circuit 
Bandgap references have been widely used since the mid 1970’s. The seminal 
creation on references is attributable to Widlar [4] who published some of the first 
papers on the subject in 1969 and 1971 while working at National Semiconductor.  His 
work in 1971 is a basic bandgap structure. Another early paper on the topic is that of 
Brokow [6] in 1974 who was working at Analog Devices at the time although the basic 
ideas of the Brokow work appears to have been published earlier by Widlar. In its most 
basic form, a bandgap reference has a voltage-temperature relationship that has a single 
inflection point although some of the better voltage references may have two or more 
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inflection points or may use some other forms of curvature compensation to reduce the 
dependence of temperature on the output. The basic bandgap references derive their 
name from the observation that the output voltage of such references is dominantly 
dependent upon and often approximately proportional to the bandgap voltage of silicon, 
V𝐺0. Though the concept of a bandgap circuit is often attributed to Widlar [5], the term 
“bandgap circuit” was coined after the seminal work of Widlar was reported. 
Three of the major concerns in the design of voltage references are the effects 
of the power supply, the effects of temperature, and the sensitivity of the output voltage 
to model and design parameters. One of the simplest references is two resistors 
connected in series and biased with a dc voltage source, VDD. With this structure, a 
10% change in VDD would cause a 10% change in the reference output. This high 
supply voltage sensitivity is unacceptable in most applications. A reference that is 
somewhat less sensitive to the supply voltage is a single resistor connected in series 
with a diode or a diode connected resistor such as shown in Figure 2. 


REFV
DDV
RI
 
Figure 2 PN junction voltage reference 
Similar to the analysis in [7] it can be readily shown that if the saturation current 
density of the diode is 𝐼𝑆 = 3.26×10
−16𝐴, the supply voltage is 5V, and the resistor is 
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2000 Ω, then a increase of 10% change in 𝑉𝐷𝐷 at the fixed temperature creates only a 
0.387% change in the 𝑉𝑅𝐸𝐹. Though the supply sensitivity is considerably reduced 
with this simple circuit, it is still too large for many applications. Replacing the diode 
with a diode-connected MOSFET would also give better VDD sensitivity than the simple 
resistive divider structure, but it would typically not be as good as with the diode. A 
cascoded MOSFET would offer some improvements in supply sensitivity but even that 
would not be adequate in most applications. In this paper, the major focus will be on 
the effects of temperature on the performance of the reference though the circuits that 
will be discussed also have low supply voltage sensitivity. 
Some of the earlier work on voltage references focused on compensating the 
negative temperature coefficient of a PN junction operating with nearly constant current 
with the positive temperature coefficient available in some resistors. This approach is 
consistent with the concepts shown in Figure 3. As an example, with a temperature 
coefficient of a PN junction of −2mV/℃ and a temperature coefficient of a resistor 
of about 0.085mV/℃ at a desired inflection temperature 𝑇𝐼𝑁𝐹, an amplifier gain of 
K=2.35 would result in a zero temperature coefficient at 𝑇𝐼𝑁𝐹 [7]. 
1I
DDV
t
kT
V
q
 K
BEV
2 /mV C
T
tV
0.085 /mV C
T

 BEV
tKV

refV
 
Figure 3 Basic structure of bandgap reference circuit 
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1.3 Variants of Bandgap Reference Circuits 
There are several different bandgap reference circuits that have received 
considerable attention in the literature. Most bandgap circuits are based upon two 
observations. The first is that under constant current, the voltage across a PN junction 
has a negative temperature coefficient of around 2mV/oC. The second observation is 
that if the ratio of two diode currents is fixed, then the appropriate signed difference of 
the two diode voltages has a positive temperature. By appropriately weighting the sum, 
the temperature derivative will then vanish at a predetermined temperature. Even if the 
conditions listed for the two observations are not precisely satisfied, an appropriately 
weighted sum of a diode voltage and the difference of two diode voltages may still 
vanish at a predetermined temperature. 
1Q 2Q
3Q
1R
3R
2R
I
DDV
refV
 
Figure 4 Widlar reference circuit 
The Widlar circuit shown in Figure 4 is the earliest reported circuit voltage 
reference that has an output that is the weighted sum of a diode voltage and a difference 
of two diode voltages. In the Widlar structure, NPN transistors that have properties of 
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the base-emitter junction that are similar to those of a diode was used to build the 
reference. This structure uses the negative temperature coefficient of base-emitter 
voltage in conjunction with the positive temperature coefficient of difference of two 
base-emitter voltages operating at different current densities to make a zero temperature 
coefficient reference [5] at a predetermined temperature. Widlar reported that the 
reference voltage for this circuit can be expressed as: 
𝑉𝑟𝑒𝑓 = 𝑉𝑔0 (1 −
𝑇
𝑇0
) + 𝑉𝐵𝐸0 (
𝑇
𝑇0
) +
𝑘𝑇
𝑞
𝑙𝑜𝑔𝑒
𝐽1
𝐽2
              (5) 
Where 
J1
J2
  is the ratio of the current densities of 𝑄1  and 𝑄2 , 
J1
J2
  is the 
temperature where the thermal derivative vanishes, 
J1
J2
 is the bandgap voltage of silicon 
and 
J1
J2
 is the base-emitter voltage of 𝑄3 at T0 with collector current I0. 
Widlar than set the temperature derivative of the voltage in (5) to 0 at the 
inflection temperature T0 to obtain the expression that must be satisfied to have a zero 
thermal derivative at T0: 
𝑉𝑔0 = 𝑉𝐵𝐸𝑂 +
𝑘𝑇0
𝑞
𝑙𝑜𝑔𝑒
𝐽1
𝐽2
                      (6) 
It is interesting to note that the Widlar analysis does not provide a closed-form 
expression for the output voltage of the circuit in terms of the model parameters of the 
devices. 
Even though the Widlar reference circuit provides reasonably good performance, 
it still requires a relatively good current source that also presents design challenges.  
The Brokaw reference circuit [6] shown in Figure 5 appeared shortly after the 
Widlar reference. Brokaw may have been the first author to use the term “bandgap”.  
The Brokaw circuit still uses a combination of base-emitter voltages of BJT’s but in 
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contrast to Widlar, Brokaw eliminated the fixed dc current source and eliminated one 
transistor. A regenerative feedback circuit was used to obtain low supply sensitivity. 
The regenerative feedback circuit also generates the bias currents for the two BJTs. 
The voltage at the base of 𝑄1 is the sum of the 𝑉𝑏𝑒 of 𝑄1 and the voltage across 
𝑅1 which is proportional to the difference of the two base-emitter voltages.  The 
resistor ratio, 
𝑅1
𝑅2
, can be adjusted to change the relative weight of the base-emitter 
voltage and the difference of the two base-emitter voltages [6]. This structure is the 
first to use different areas of the PN junctions (actually different areas of the emitters 
of the BJTs) as a design variable. This structure has a rather large output voltage of 
about 2.5V and requires a correspondingly larger supply voltage to accommodate the 
operational amplifier. The Brokaw reference circuit is still used in industry. 
1Q
A


V 
2Q
V 
3R 3R
2R
1R
refV
 
Figure 5 Brokaw reference circuit 
There are many other bandgap circuits that have been proposed though the 
performance of most is not appreciably better than that of some of these earlier circuits.  
Two, in particular, will be discussed in this thesis. One is the Kujik circuit [8] which 
actually predates the Brokaw circuit and the other is the more recent Banba circuit [10].  
These circuits will be discussed later. 
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1.4 Research Motivation 
For many years, even though IC design engineers wanted to create new voltage 
reference structures with reduced temperature and supply sensitivity, lower supply 
voltages, lower power consumption, or with better trimming capabilities to enhance 
overall performance, there is little in the literature that suggests that they really looked 
deeply into the theory or fundamental operation of the bandgap reference circuits that 
had appeared in the literature. Though there are often comparisons of performance with 
existing structures presented by authors, these comparisons are often based upon either 
experimental results or computer simulations under somewhat varied conditions rather 
than based upon analytical formulations. Although such comparisons can be very useful, 
it remains difficult today to fairly compare or rank-order the performance of even some 
of the most basic structures bandgap reference structures. The challenges in making 
comparisons based upon experimental results or computer simulations can be 
attributable to several key factors. Several of these key factors will be identified. Firstly, 
most structures have several degrees of freedom in the design and how these degrees 
of freedom are used can affect the overall performance of a given circuit structure.  
The issue of how these degrees of freedom should be used to optimize the performance 
of a given structure is seldom discussed. The published results often involve 
substantially different process technologies. The temperature range over which 
measurements are made often differs. The number of samples used to obtain 
experimental results often differ significantly. The inflection point temperature is not 
consistent. The output voltage level varies. Methods used for the layout and placement 
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of critical components is seldom discussed. The method of calibration and number of 
calibration points often differs. And some authors lump process variations and 
temperature variations together whereas others separate these factors. As a result, there 
are substantial differences in performance reported from one structure to another but it 
is difficult to determine whether these differences are primarily attributable to 
difference in architecture or differences in validation or reporting procedures. 
Reported results are not void of some level of analytical formulation.  Most 
authors will discuss the first-order temperature coefficient of the reference voltage and 
the goal of designing the circuit so that it vanishes at the inflection temperature point 
but few if any actually obtain an analytical expression for VREF that is only a function 
of design and model parameters. Brokaw [6] did provide some comments about the 
second-order temperature coefficient but not in terms of design and model parameters. 
The Table 1 shows the equation of some widely used circuits and shows their 
own performance the paper mentioned. 
Table 1 Reference Equation of Bandgap Reference 
Structures 
Name 
Reference Voltage 
Banba[10] 
𝑉𝑟𝑒𝑓 = 𝑅4(
𝑉𝑑𝑖𝑜𝑑𝑒
𝑅1
+
𝑉𝑇 ln(𝑁)
𝑅0
) 
N ratio of the Diode2 to Diodes 1 
Brokaw[6] 
𝑉𝑟𝑒𝑓 = 𝑉𝐺0 +
𝑇
𝑇0
(𝑉𝐵𝐸0 − 𝑉𝐺0) + (𝑚 − 1)
𝑘𝑇
𝑞
𝑙𝑛
𝑇
𝑇0
+ (𝑃1 + 1)
𝑅1
𝑅2
𝑘𝑇
𝑞
𝑙𝑛
𝐽1
𝐽2
 
𝑃1 emmitter current of 
𝑖𝑒1
𝑖𝑒2
 
Kuijk[8] 
𝑉𝑟𝑒𝑓 = 𝑉𝐺0 + (𝜂 − 1)
𝑘𝑇0
𝑞
−
1
2
(𝜂 − 1)
𝑘𝑇0
𝑞
(
∆𝑇
𝑇0
)2 
η is equal to 4-n, n is the emission coefficient  
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Table 1 continued 
Mietus[13] 
𝑉𝑟𝑒𝑓 = 𝑅4(
𝑚
𝑘𝑇
𝑞 ln
(𝑥)
𝑅0
+
𝑦𝑉𝑏𝑒
𝑅1
) 
m ratio of the current 
𝐼1
′
𝐼1
; x ratio of transistor emitter areas, 
𝐴34
𝐴33
; y 
ratio of the current 
𝐼2
′
𝐼2
 
Mixed 
BipolarMOS[15] 
 
m is inverse of the gate-to-surface coupling coefficient; L ratio of 
the diode-connected MOS 
Table 2 Performance of several Reference Circuit 
 Banba Brokaw Kuijik Mietus 
Mixed 
MOS-
Bipolar 
Output Voltage(V) 0.518 2.5 9.882 0.9 1.176 
Temperature 
Range(℃) 
98 180 60 70 120 
Temperature 
Coefficient(𝑝𝑝𝑚/℃) 
591 
include process 
variation 
5 to 60 
with laser 
trimming 
4 nearly 0 12.75 
In this work, a fair way of comparing the performance of these structures in a 
given process node from a temperature stability viewpoint will be presented. A metric 
for comparing not only the temperature characteristics of these structures but other 
bandgap references will be introduced. This comparison will be based upon an 
optimization of the design variables in each architecture. 
 
𝑉𝑟𝑒𝑓 = (𝑅1 + 𝑅2)
𝑚𝑉𝑇 ln(𝐿)
𝑅1
+ 𝑉𝐶𝑇𝐴𝑇 
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CHAPTER II TRADITIOANL BANDGAP REFERENCE CIRCUIT 
2.1 Diode and BJT Model 
Since traditional bandgap reference circuits depend strongly upon the properties 
of a PN junction or the closely related diode-connected bipolar transistor, it is necessary 
to introduce the model for the diode and bipolar transistor that explicitly includes the 
dominant temperature dependence of these devices. Though there may be variants of 
the models for these devices that are different and possibly more accurate, the models 
presented in this section should be adequate for fairly comparing the performance of 
different bandgap reference circuits.   
2.1.1 Diode Model 
The model given in (7) is widely used to model the PN junction and will be used 
in this work. A sketch of the I-V characteristics is shown in Figure 6 for a typical set of 
process parameters. 
I =  𝐼𝑠 (𝑒
𝑉
𝑛𝑉𝑇 − 1)                          (7) 
In this equation: 
𝐼s = saturation current 
I = diode current 
V = is the voltage from anode to cathode 
𝑉𝑇 = thermal voltage 
n = emission coefficient 
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Figure 6 I-V characteristics of a diode 
Since we are interested in the thermal characteristics of a bandgap reference, it 
is necessary to identify the temperature dependent terms in (7). In addition to the 
thermal voltage, the parameter 𝐼𝑆 is highly dependent. The saturation current 𝐼𝑆 can 
be expressed as: 
𝐼𝑠 = 𝐽𝑆𝐴𝑒
−
𝑉𝐺0
𝑉𝑇                             (8) 
Where A is the junction area of the diode, 𝐽𝑆 is the transport saturation current 
density [11], and 𝑉𝐺0  is the bandgap voltage of the silicon VG0 is a generally 
considered to be a physical constant thought it has a very weak dependence on 
temperature which will be ignored here. The bandgap voltage of silicon is about 1.2V. 
The parameter 𝐽𝑆 is also highly temperature dependent and can be expressed 
as: 
𝐽𝑠 =
𝑞𝐷𝑝𝑛𝑖
2
𝐿𝑝𝑁𝐷
+
𝑞𝐷𝑛𝑛𝑖
2
𝐿𝑛𝑁𝐴
            (9) 
Where q is the charge of an electron, 𝐷𝑛,𝑝 are diffusion coefficient of holes and 
electrons, respectively; 𝑛𝑖  is the intrinsic carrier concentration in silicon; 𝑁𝐷,𝐴 
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are donor and acceptor concentrations at the n side and p side, respectively; 𝐿𝑝,𝑛 are 
the diffusion length at the n side and p side, respectively.  
Normally, the 𝑛𝑖 is assumed to have some temperature dependence and the 
parameter ni can be expressed as: 
𝑛𝑖 ≈ 𝑘𝑇
𝑡         (10) 
In the equation (10), k is a constant value versus temperature and the exponent 
t is typically around 1.5. 
The diffusion length can be expressed like this: 
𝐿𝑝 = √𝐷𝑝𝜏𝑝         (11) 
𝜏𝑝  is the carrier lifetimes of holes. Moreover, the component 
𝐷𝑝
𝜏𝑝
  is 
proportional to 𝑇𝛾 and γ is a constant value. 
For the equation (9) only the first part of the (9) would be considered, since the second 
part will behave similarly to the first one, then 
𝐽𝑠 ≈
𝑞𝐷𝑝𝑛𝑖
2
𝐿𝑝𝑁𝐷
≈ 𝑞√
𝐷𝑝
𝜏𝑝
 
𝑛𝑖
2
𝑁𝐷
∝ 𝑇(3+
𝛾
2
)𝑒−
𝑉𝐺0
𝑛𝑘𝑇     (12) 
Even though, for more accurate analysis, there is still other parameters that has 
temperature dependent like 𝛾 and the 𝑇3 is not the only one temperature component 
for the 𝐽𝑠, the Spice simulator default set the temperature coefficient to three to simplify 
the equation there. For convenient analysis, this saturation current temperature 
exponent is expressed with m, since this parameter would vary according to different 
situation and analysis. The saturation current can be expressed like this: 
𝐼𝑠 = 𝐽𝑠0𝑇
𝑚𝐴𝑒
−
𝑉𝐺0
𝑛𝑉𝑇        (13) 
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In this equation, 𝐽𝑠0  can be regards as temperature-independent process 
parameter that represents the constant component of 𝐽𝑠. Combining these results into a 
single equation, it follows that the diode current versus temperature and voltage can be 
expressed as: 
I =  𝐼𝑠 (𝑒
𝑉
𝑛𝑉𝑇 − 1) = 𝐽𝑠0𝑇
𝑚𝐴𝑒
−
𝑉𝐺0
𝑛𝑉𝑇(𝑒
𝑉
𝑛𝑉𝑇 − 1)      (14) 
In applications of the diode discussed in this work, the diode will be operating 
in the saturation region where normally the component, 𝑒
𝑉
𝑛𝑉𝑇, is much larger than one. 
Thus the diode model equation (14) can be written as: 
I = 𝐽𝑠0𝑇
𝑚𝐴𝑒
𝑉−𝑉𝐺
𝑛𝑉𝑇         (15) 
2.1.2 BJT Model 
The model for the bipolar transistor is really close to that of the diode but there 
are slightly differences. In what follows, an analytical model for the BJT will be given. 
The starting point will be the dc model introduced by Ebers and Moll in the 
1954 [12]. In this model the relationship between the terminal variables is given by: 
𝐼𝐶 = 𝐼𝑆 (𝑒
𝑉𝐵𝐸
𝑉𝑇 − 1) −
𝐼𝑆
𝛼𝑅
(𝑒
𝑉𝐵𝐶
𝑉𝑇 − 1)     (16) 
𝐼𝐸 = −
𝐼𝑆
𝛼𝐹
(𝑒
𝑉𝐵𝐸
𝑉𝑇 − 1) + 𝐼𝑆(𝑒
𝑉𝐵𝐶
𝑉𝑇 − 1)     (17) 
In the equation above, 𝐼𝑆 is the transport saturation current, 𝛼𝑅 is the reverse 
current gain of common base configuration and 𝛼𝐹 is the forward current gain of 
common base configuration. 
In the designs that are discussed in this thesis the reverse current can be 
neglected and in the bandgap reference circuits, the critical current that flows in a 
resistor to generate the positive temperature coefficient voltage is the collector current, 
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the forward collector current is the main focus. It follows from (16) and (17) that the 
collector current can be expressed as: 
𝐼𝐶 = 𝐼𝑆 (𝑒
𝑉𝐵𝐸
𝑉𝑇 − 1)          (18) 
Normally, the forward emission current coefficient may not be equal to one.  
Including the emission coefficient, n, in the model equation it follows that: 
𝐼𝐶 = 𝐼𝑆 (𝑒
𝑉𝐵𝐸
𝑛𝑉𝑇 − 1)       (19) 
The parameter 𝐼𝑆 has the same temperature dependence as the corresponding 
parameter for the diode. Thus, it follows by substituting from equation (13) into 
equation (19) that the collector current can be expressed as 
𝐼𝐶 = 𝐼𝑆 (𝑒
𝑉
𝑛𝑉𝑇 − 1) = 𝐽𝑠0𝑇
3𝐴𝑒
−
𝑉𝐺
𝑛𝑉𝑇(𝑒
𝑉
𝑛𝑉𝑇 − 1)    (20) 
For the bipolar transistor, the parameter A is the emitter area. For the same 
reason as given for the diode, if the bipolar transistor operates in the forward active 
region, the 𝑒
𝑉
𝑛𝑉𝑇 term is much larger than one so the component ‘1’ can neglected. The 
current can thus be expressed as: 
𝐼𝐶 = 𝐼𝑆 (𝑒
𝑉
𝑛𝑉𝑇 − 1) = 𝐽𝑠0𝑇
𝑚𝐴𝑒
−
𝑉𝐺
𝑛𝑉𝑇𝑒
𝑉
𝑛𝑉𝑇 = 𝐽𝑠0𝑇
𝑚𝐴𝑒
𝑉−𝑉𝐺
𝑛𝑉𝑇   (21) 
2.2 Brokaw Reference Circuit  
The circuit shown in Figure 7 which was designed in a bipolar process is a 
popular bandgap circuit that has been around since the mid 1970’s [6] and is still widely 
used today in bipolar processes. This circuit will now be analyzed with the goal of 
obtaining an explicit expression for the output voltage in terms of only model 
parameters and design variables. From the explicit expression, an explicit expression 
for the temperature dependence of the output will be obtained. 
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Figure 7 Standard Brokaw reference circuit structure 
In this circuit, the resistor values for 𝑅3 and 𝑅4 are often set the same to make 
the collector currents of the two branches the same. The emitter current that flows 
through the bipolar transistor 𝑄1 is designated as 𝐼1 and the emitter current the flows 
through the bipolar transistor 𝑄2 is designated as 𝐼2. If the two resistors 𝑅3 and 𝑅4 
are the same and if the β of both transistors are large so that the base current can be 
neglected, it follows that: 
 I1=I2          (22) 
The relationship between VBE1, VBE2 and 𝐼1 can be expressed as: 
𝑉𝐵𝐸1 + 𝐼1𝑅2 = 𝑉𝐵𝐸2        (23) 
The reference voltage can be expressed as: 
𝑉𝑟𝑒𝑓 = 𝑉𝐵𝐸2 + (𝐼1 + 𝐼2)𝑅1       (24) 
Since the collector and emitter currents are assumed to be the same, it follows 
from equation (19), the 𝑉𝐵𝐸1 and 𝑉𝐵𝐸2 can be expressed like this: 
𝑉𝐵𝐸1 = 𝑛𝑉𝑇 ln (
𝐼1
𝐼𝑠1
)        (25) 
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𝑉𝐵𝐸2 = 𝑛𝑉𝑇 ln (
𝐼2
𝐼𝑠2
)        (26) 
The five independent equations (22), (23), (24), (25) and (26) comprise a 
complete set of equations in the unknowns {I1, I2, VBE1, VBE2, VREF} and can be solved 
for any of these unknowns. 
From the equations (25) and (26), it is easy to calculate the difference of the 
base-emitter voltage of two bipolar: 
𝑉𝐵𝐸2 − 𝑉𝐵𝐸1 = 𝑉𝑇 ln (
𝐼1
𝐼𝑠1
𝐼𝑠2
𝐼2
)      (27) 
And from the equation (13), assuming the devices are in the same process so 
that JS01=JS02=JS0, the saturation currents can be expressed: 
 
𝐼𝑠1 = 𝐽𝑠0𝑇
𝑚𝐴1𝑒
−
𝑉𝐺0
𝑛𝑉𝑇
𝐼𝑠2 = 𝐽𝑠0𝑇
𝑚𝐴2𝑒
−
𝑉𝐺0
𝑛𝑉𝑇
} (28) 
The reference voltage given in equation (24) is made up of two parts, one is 
𝑉𝐵𝐸2 that is the CTAT and the other is the voltage across the 𝑅1 which is PTAT. Since 
I1=I2 it follows that the PTAT voltage is: 
𝑉𝑃𝑇𝐴𝑇 = (𝐼1 + 𝐼2)𝑅1 = 2𝐼1𝑅1      (29) 
Substituting from (23) and (27) into (29), the PTAT voltage can be expressed 
as: 
𝑉𝑃𝑇𝐴𝑇 = 2
𝑉𝐵𝐸2−𝑉𝐵𝐸1
𝑅2
𝑅1 = 2n𝑉𝑇 ln (
𝐴2
𝐴1
)
𝑅1
𝑅2
= 2nln (
𝐴2
𝐴1
)
𝑘𝑅1
𝑞𝑅2
𝑇   (30) 
For CTAT voltage, it is just determined by the 𝑉𝐵𝐸2. 
𝑉𝐶𝑇𝐴𝑇 = 𝑉𝐵𝐸2 = 𝑛𝑉𝑡 ln (
𝐼2
𝐼𝑠2
)     (31) 
The current 𝐼2 can be expressed as: 
𝐼2 = 𝐼1 =
𝑉𝐵𝐸2−𝑉𝐵𝐸1
𝑅2
= 𝑉𝑇 ln (
𝐼1
𝐼𝑠1
𝐼𝑠2
𝐼2
) = nln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅2
𝑇   (32) 
20 
 
Substituting the equation (28) and (32) back into equation (31) to get the 
equation (33): 
𝑉𝐶𝑇𝐴𝑇 = 𝑛𝑉𝑡 ln (
𝐼2
𝐼𝑠2
) = 𝑛
𝑘𝑇
𝑞
ln (𝑛 ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅2
𝑇) − 𝑛
𝑘𝑇
𝑞
ln (𝐽𝑠0𝑇
3𝐴2𝑒
−
𝑉𝐺0
𝑛𝑘𝑇)(33) 
Substituting equations (30) and (31) back into equation (24), 𝑉𝑟𝑒𝑓 can be 
expressed like this: 
𝑉𝑟𝑒𝑓 = 𝑉𝐺0 +
𝑛
𝑘𝑞
(𝑛 ln (ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅2
) + ln (
𝐴2
𝐴1
)
𝑅1
𝑅2
)T − (m − 1)n
𝑘
𝑞
𝑇𝑙𝑛𝑇 (34) 
This is a closed-form explicit expression that also explicitly shows the 
temperature dependence. The temperature dependence if of the form: 
𝑉𝑟𝑒𝑓 = 𝑎 + 𝑏𝑇 + 𝑐𝑇𝑙𝑛𝑇       (35) 
where the terms a, b and c are independent of temperature. In the Brokaw 
reference circuit, these parameters are respectively:  
 
𝑎 = 𝑉𝐺0
𝑏 =
𝑛
𝑘𝑞
(𝑛 ln (ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅2
) + ln (
𝐴2
𝐴1
)
𝑅1
𝑅2
)
𝑐 = −(𝑚 − 1)𝑛
𝑘
𝑞 }
 
 
 
 
 (36) 
The reference voltage of the Brokaw circuit is comprised of the sum of a 
constant term, a, a first-order term with coefficient b, and a higher-order term with 
coefficient c. The Brokaw circuit is comprised of three design variables, {A2/A1, R2, 
R1/R2}. The terms a and c are independent of the design variables and the coefficient b 
is a rather complicated function of the design variables. 
2.3 Banba Reference Circuit 
The Banba reference [10] circuit showed in the Figure 8 was proposed for use 
in a MOS process rather than the bipolar used for the Brokaw reference circuit. In 
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standard MOS processes, a good bipolar transistor is generally not available. As an 
alternative, the Banba circuit uses PN junctions instead to create diodes and 
correspondingly the PTAT and CTAT voltages similar to those generated by Brokaw. 
Even good PN junctions are not available in standard MOS processes so diode-
connected substrate PNP transistors are typically used to create the diodes. One of the 
salient features of the Banba reference is operation at lower supply voltages with low 
power consumption. 
D1
D2
R1 R2
M1 M2
M3
R3
VREF
VDD
VD1
R0
VD2
I1 I2
ID1 ID2
I3
IR1
IR2
 
Figure 8 Standard Banba reference circuit 
For the Banba circuit, analysis is similar to that of the Brokaw circuit. It also 
uses an Opamp to balance the voltage of two nodes. The current flow in the diodes, 𝐷1 
and 𝐷2, are 𝐼𝐷1 and 𝐼𝐷2 respectively. The current flow in the resistors 𝑅1 and 𝑅2 
are 𝐼𝑅1 and 𝐼𝑅2 . For convenience, the transistors, 𝑀1 , 𝑀2 and 𝑀3 are sized the 
same and the resistor 𝑅1 and 𝑅2 are assumed to have the same value. 
From basic circuit analysis, the five independent equations in (37) can be readily 
obtained. There are five unknowns in these equations; {ID1, ID2, VD2, VD1, VREF} 
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𝑉𝐷1 = 𝑉𝐷2 + 𝐼𝐷2𝑅0
𝐼𝐷1 = 𝐼𝐷2
𝐼𝐷1 = 𝐽𝑠0𝐴1𝑇
𝑚𝑒
(
𝑉𝐷1−𝑉𝐺0
𝑛
𝑘𝑇
𝑞
)
𝐼𝐷2 = 𝐽𝑠0𝐴2𝑇
𝑚𝑒
(
𝑉𝐷2−𝑉𝐺0
𝑛
𝑘𝑇
𝑞
)
𝑉𝑟𝑒𝑓 = 𝑅3(
𝑉𝐷1
𝑅1
+ 𝐼𝐷1) }
 
 
 
 
 
 
 
 
 (37) 
With tedious manipulations, these equations can be solved to obtain an 
expression for the reference voltage which can be written as: 
𝑉𝑟𝑒𝑓 =
𝑅3
𝑅1
𝑉𝐺0 + 𝑛
𝑘𝑅3
𝑞𝑅1
(ln (𝑛 ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅2𝐽𝑠0
) + ln (
𝐴2
𝐴1
)
𝑅3
𝑅0
)𝑇 − (𝑚 − 1)𝑛
𝑘𝑅3
𝑞𝑅1
𝑇𝑙𝑛𝑇(38) 
Equation (38) can be expressed in the same format as equation (35) where the 
parameters a, b and c are given by: 
{
 
 
 
 𝑎 =
𝑅3
𝑅1
𝑉𝐺0
𝑏 = 𝑛
𝑘𝑅3
𝑞𝑅1
(ln (𝑛 ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅2𝐽𝑠0
) + ln (
𝐴2
𝐴1
)
𝑅3
𝑅0
)
𝑐 = −(𝑚 − 1)𝑛
𝑘𝑅3
𝑞𝑅1
    (39) 
The parameter b seems to be very complicated and includes the four remaining 
design variables {R3/R1, A2/A1, R3/R0, R2}. Note the parameter b in this circuit is 
different from the parameter b of the Brokaw circuit. 
2.4 Kuijk Reference Circuit 
Another basic bandgap circuit is shown in Figure 9. This circuit was first 
discussed by Kuijk in 1973 [8]. Kuijk used diode-connected transistors and we are 
simply using diodes in our implementation. It is similar to the Banba circuit but uses 
resistors to supply the current to the diodes. This structure seems simpler than the 
previous two. 
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Figure 9 Standard Kuijk Reference Circuit 
Its analysis is very similar to that of the other two as well. For convenience, it 
will be assumed that R1=R2. If follows from a basic circuit analysis that the following 
five equations are independent with the five unknowns {ID1, ID2, VD1, VD2, VREF}. 
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(40) 
After some tedious manipulations of the equations in (40), the reference voltage 
can be expressed like this: 
𝑉𝑟𝑒𝑓 = 𝑉𝐺0 + 𝑛
𝑘
𝑞
(ln (𝑛 ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅0𝐽𝑠0
) − ln (
𝐴2
𝐴1
)
1
𝑅0
)𝑇 − (m − 1)𝑛
𝑘
𝑞
𝑇𝑙𝑛𝑇 (41) 
As with the Brokaw and Banba reference circuits, this structure has the same 
format as equation (35) where the parameters a, b and c are given by: 
{
 
 
𝑎 = 𝑉𝐺0
𝑏 = 𝑛
𝑘
𝑞
(ln (𝑛 ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅0𝐽𝑠0
) − ln (
𝐴2
𝐴1
)
1
𝑅0
)
𝑐 = −(𝑚 − 1)𝑛
𝑘
𝑞
    (42) 
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In this structure, the expression for the parameter b is still complex and 
characterized by the design variables {A2/A1, R0}. 
2.5 Mietus Reference Circuit 
There is another popular structure that is published in 1997 by Mietus[13]. 
The structure is shown in Figure 10. 
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Figure 10 Low Voltage Reference of Mietus 
Even though the structure seems a little bit more complex than the previous 
three, the actual analysis is similar: If follows from a basic circuit analysis that the 
following eight equations are independent with the eight unknowns {ID1, ID2, I3, I4, I5, 
VD1, VD2, VREF} where the design variables K1, K2, and K5 represent mirror gains. 
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After some tedious manipulation of the equation set of (43), the reference 
voltage can be expressed like this: 
𝑉𝑟𝑒𝑓 = 𝐾5𝑉𝐺0 + 𝑛
𝑘
𝑞
(𝐾3
𝑅4
𝑅0
ln (𝐾1
𝐴𝐷2
𝐴𝐷1
) + 𝐾5 (𝑙𝑛
𝑘
𝑞
+
ln(𝐾1
𝐴𝐷2
𝐴𝐷1
)
𝐽𝑠0𝐴𝐷2
))𝑇 − (𝑚 − 1)𝑛𝐾5
𝑘
𝑞
𝑇𝑙𝑛𝑇 (44) 
This structure has a Vref that is of the same format as equation (35) where the  
parameters a, b and c are given by: 
𝑎 = 𝐾5𝑉𝐺0
𝑏 = 𝑛
𝑘
𝑞
(𝐾3
𝑅4
𝑅0
ln (𝐾1
𝐴𝐷2
𝐴𝐷1
) + 𝐾5 (𝑙𝑛
𝑘
𝑞
+
ln(𝐾1
𝐴𝐷2
𝐴𝐷1
)
𝐽𝑠0𝐴𝐷2
))
𝑐 = −(𝑚 − 1)𝑛𝐾5
𝑘
𝑞 }
 
 
 
 
   (45) 
From the equation (45), the parameter b of the Mietus structure is even more 
complicated and includes the six design variables {K1, K3, K5, R4/R0, AD2/AD1, AD2}.  
In contrast to the other structures, the parameters a and c also include the design variable 
K5. 
2.6 Mixed Bipolar-MOS Reference Circuit 
This sructure shown in the Figure 11 [15] s significantly different than the other 
four discussed above since it contains only a single diode and an array of MOS 
transistors that are operating in weak inversion. The transistors M21…M2L are assumed 
to be sized the same. 
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Figure 11 Mixed Bipolar-MOS Reference Structure 
The weak inversion model of the drain current of the n-channel and p-channel 
MOS transistors, assumed to be operating in weak-inversion saturation, are given 
respectively by the expressions: 
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

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 
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           (46) 
where 𝑛𝑤𝑛  and 𝑛𝑤𝑝  are the weak-inversion emission coefficients, where 
𝑉𝑇𝐻𝑛  and 𝑉𝑇𝐻𝑛  are the threshold voltages of the n-channel and the p-channel 
transistors, and where Vt=kT/q. 
From a basic circuit analysis, the following set of five equations in the 
unknowns {I1, I2, VD1, V2, VREF} can be obtained. In these equations, (47), 𝑛𝐿  is the 
number of parallel transistors in the upper-left array. 
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After some tedious manipulations, an expression for the reference voltage can 
be obtained and expressed like this: 
𝑉𝑟𝑒𝑓 = 𝑉𝐺0 + [
𝑘
𝑞
(𝑅1 + 𝑅2) ∗
𝑚ln(𝐿)
𝑅1
+
𝑘
𝑞
𝑛 ln (
𝑚 ln(𝐿)𝑘
𝑞𝑅1𝐽𝑆0𝐴𝐷1
)] ∗ 𝑇 − (𝑚 − 1)
𝑘
𝑞
𝑛𝑇𝑙𝑛𝑇(48) 
This structure has a Vref that is of the same format as equation (35) where the 
parameters a, b and c are given by: 
𝑎 = 𝑉𝐺0
𝑏 = [
𝑘
𝑞
(𝑅1 + 𝑅2) ∗
𝑚 ln(𝐿)
𝑅1
+
𝑘
𝑞
𝑛 ln (
𝑚 ln(𝐿)𝑘
𝑞𝑅1𝐽𝑆0𝐴𝐷1
)]
𝑐 = −(𝑚 − 1)𝑛
𝑘
𝑞 }
 
 
   (49) 
The parameter b includes the four design variables {R1, R2, L, AD1}. 
2.7 Alternate Banba Refrence Circuit 
The original Banba reference circuit includes a large number of devices and 
several design degrees of freedom. A simplified version of the Banba circuit appears in 
Figure 12. It will be assumed for convenience that the size of M1, M2 and M3 are the 
same and the size of M4 and M5 are the same. 
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Figure 12 Modified Banba Reference Structure 
If the output impedance of the MOS transistors assumed is assumed to be 
infinite, it follows from a basic circuit analysis that the eight equations in equation 
group (50) are independent in the eight unknowns {ID1, ID2, ID3, V2, VD1, VD2, VD3, 
VREF}. 
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After some tedious manipulations of these equations, an explicit expression 
for VREF can be obtained which can be expressed like this: 
𝑉𝑟𝑒𝑓 = 𝑉𝐺0 + 𝑛
𝑘
𝑞
(ln (
𝐴𝐷1
𝐴𝐷3
𝑘
𝑞
ln(
𝐴𝐷2
𝐴𝐷1
)
𝐽𝑆0𝐴𝐷1𝑅0
)𝑇 +
𝑅1
𝑅0
ln (
𝐴𝐷2
𝐴𝐷1
))𝑇 − (𝑚 − 1)𝑛
𝑘
𝑞
𝑇𝑙𝑛𝑇 (51) 
This is of the same form as equation (35) where the parameter a, b and c 
respectively are: 
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𝑎 = 𝑉𝐺0
𝑏 = 𝑛
𝑘
𝑞
(ln(
𝐴𝐷1
𝐴𝐷3
𝑘
𝑞
ln(
𝐴𝐷2
𝐴𝐷1
)
𝐽𝑆0𝐴𝐷1𝑅0
)𝑇 +
𝑅1
𝑅0
ln (
𝐴𝐷2
𝐴𝐷1
))
𝑐 = −(𝑚 − 1)𝑛
𝑘
𝑞 }
 
 
 
 
    (52) 
As observed for the other circuits considered, the expression for a and c are 
independent of design variables and the complicated coefficient b is a function of the 
five design variables {AD1/AD3, AD1/AD2, AD1, R0, R1/R0}. 
2.8 Modified Kuijk Reference Circuit 
The modified Kuijk reference circuit shown in Figure 13 can be used to reduce 
the power supply sensitivity. For convenience, the size of R1 and R2, will be assumed 
to be the same. 
D1 D2
M1
VREF
VDD
R0
VD2
I1 I2
ID1 ID2VD1
R1 R2
VX
 
Figure 13 Modified Kuijk Reference Circuit Structure 
It follows from a basic circuit analysis that the five equations in equation group 
(53) are independent in the five unknowns {ID1, ID2, VD1, VD2, VREF}. 
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This is identical to the equation set obtained for the original Kujik circuit so the 
solution will be the same as well. Thus, VREF can be expressed as: 
𝑉𝑅𝐸𝐹 = 𝑉𝐺0 + 𝑛
𝑘
𝑞
(
𝑅2
𝑅0
ln (
𝑅2
𝑅1
𝐴𝐷2
𝐴𝐷1
) + ln (
𝑅2
𝑅1
𝑘
𝑞
ln(
𝑅2
𝑅1
𝐴𝐷2
𝐴𝐷1
)
𝑅0𝐴𝐷1𝐽𝑆0
))𝑇 − (𝑚 − 1)𝑛
𝑘
𝑞
𝑇𝑙𝑛𝑇 (54) 
This has the same form as equation (35) where the parameters a, b, and c of 
the modified Kuijk circuit are: 
𝑎 = 𝑛𝑉𝐺0
𝑏 = 𝑛
𝑘
𝑞
(
𝑅2
𝑅0
ln (
𝑅2
𝑅1
𝐴𝐷2
𝐴𝐷1
) + ln (
𝑅2
𝑅1
𝑘
𝑞
ln(
𝑅2
𝑅1
𝐴𝐷2
𝐴𝐷1
)
𝑅0𝐴𝐷1𝐽𝑆0
))
𝑐 = −(𝑚 − 1)𝑛
𝑘
𝑞 }
 
 
 
 
    (55) 
This could have been anticipated without repeating the analysis since the 
combination of the OpAmp and transistor M1 could be viewed as a different OpAmp. 
2.9 Summarized parameters of each structure 
The structure discussed above all have the explicit dependent on temperature as 
given in equation (35) and the temperature dependence under normal operation is 
characterized by the parameters a, b and c for each structure. The parameters a, b and c 
for each structure are compiled in Table 3. As observed previously, the expressions for 
parameter b are quite complex for each structure but the expressions for the parameters 
a and c are simple, similar, and most are independent of any design variables. 
Table 3 Summary of parameter of each structure 
Structure 
Name 
a b c DoF 
Brokaw 𝑉𝐺0    
𝑛𝑘
𝑞
(𝑛 ln (ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅2
) + ln (
𝐴2
𝐴1
)
𝑅1
𝑅2
) −(𝑚 − 1)𝑛
𝑘
𝑞
 3 
Banba 𝑅3
𝑅1
𝑉𝐺0 
𝑛
𝑘𝑅3
𝑞𝑅1
(ln (𝑛 ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅2𝐽𝑠0
) + ln (
𝐴2
𝐴1
)
𝑅3
𝑅0
) −(𝑚 − 1)𝑛
𝑅3
𝑅1
𝑘
𝑞
 4 
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Table 3 continued 
Structure 
Name 
a b c DoF 
Kuijk 𝑉𝐺0    𝑛
𝑘
𝑞
(ln (𝑛 ln (
𝐴2
𝐴1
)
𝑘
𝑞𝑅0𝐽𝑠0
) − ln(
𝐴2
𝐴1
)
1
𝑅0
) −(𝑚 − 1)𝑛
𝑘
𝑞
 2 
Mietus 
𝑉𝐺0    
𝑛
𝑘
𝑞
(
 
 
𝐾3
𝑅4
𝑅0
ln (𝐾1
𝐴𝐷2
𝐴𝐷1
) + 𝐾5(𝑙𝑛
𝑘
𝑞
+
ln (𝐾1
𝐴𝐷2
𝐴𝐷1
)
𝐽𝑠0𝐴𝐷2
)
)
 
 
 
−(𝑚 − 1)𝑛
𝑘
𝑞
 
6 
Mixed 
Bio-
MOS 
𝑉𝐺0    
[
𝑘
𝑞
(𝑅1 + 𝑅2) ∗
𝑚 ln(𝐿)
𝑅1
+
𝑘
𝑞
𝑛 ln (
𝑚 ln(𝐿)𝑘
𝑞𝑅1𝐽𝑆0𝐴𝐷1
)] 
−(𝑚 − 1)𝑛
𝑘
𝑞
 
4 
Alternate
d 
Banba 
𝑉𝐺0    
𝑛
𝑘
𝑞
(ln(
𝐴𝐷1
𝐴𝐷3
𝑘
𝑞
ln (
𝐴𝐷2
𝐴𝐷1
)
𝐽𝑆0𝐴𝐷1𝑅0
)𝑇 +
𝑅1
𝑅0
ln (
𝐴𝐷2
𝐴𝐷1
)) 
−(𝑚 − 1)𝑛
𝑘
𝑞
 
5 
Modified 
Kuijk 
𝑉𝐺0    n
𝑘
𝑞
(𝑛
𝑅2
𝑅0
ln (
𝑅2
𝑅1
𝐴𝐷2
𝐴𝐷1
) + ln(
𝑅2
𝑅1
𝑘
𝑞
ln(
𝑅2
𝑅1
𝐴𝐷2
𝐴𝐷1
)
𝑅0𝐴𝐷1𝐽𝑆0
)) −(𝑚 − 1)𝑛
𝑘
𝑞
 2 
Considering the significant differences in the expressions for b and the number 
of different design variables that comprise b, it appears to be difficult to objectively and 
fairly compare the relative temperature performance of these different circuits. In what 
follows, a fair and objective comparison of the temperature characteristics of these 
circuits will be made. 
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CHAPTER III CHARACTERIZATION AND COMPARISON OF BANDGAP 
CIRCUITS 
Normally, the first step in building a reference circuit is to force the first-order 
derivative to vanish at the desired temperature which here will be referred to as the 
inflection point temperature, TINF. This can be stated mathematically as forcing: 
 
0
INF
REF
T T
V T
T




        (56) 
This requires using at least one of the design variables to set TINF. Equation (56) 
represents a constraint. If the expression for VREF(T) has n degrees of freedom, setting 
the constraint reduces the number of remaining degrees of freedom to n-1 and these can 
be used to achieve other desirable goals in the circuit. In the context of the bandgap 
references that have an output voltage of the form given in (35) and repeated as (57): 
  lnREFV T a bT cT T        (57) 
where a, b and c are independent of temperature, the constraint equation 
becomes: 
  1 ln 0
INFT T
b c T

         (58) 
This constraint equation can be equivalently expressed as 
1
b
c
INFT e
 
  
         (59) 
However, all references that are included in the comparison group selected in 
this thesis will be designed to satisfy the constraint so satisfying this constraint equation 
has nothing to do with the relative performance. 
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3.1 Temperature Coefficients with Vanishing Temperature Derivative at TINF  
Imagine different transfer characteristics of circuits that all satisfy the inflection 
point constraint such as those shown in Figure 14. Some are concave upward and some 
are concave downward. And some have a large curvature at the inflection temperature 
and others have a small curvature at the inflection temperature. In this depiction, 𝑇𝐼𝑁𝐹 
is at 300K or equivalently at 27℃  which is normally considered to be room 
temperature. 
 
Figure 14 Several possible curvatures of reference circuit 
 Though the examples shown on the Figure 14 all also have the same output at 
TINF, they could all have different outputs while still satisfying the inflection point 
constraint. If they have the same inflection temperature and the same output at TINF, the 
second derivative or preferably the normalized second derivative evaluated at TINF, 
would give an indication of relative flatness around TINF. This concept will now be 
extended to develop a metric for comparing different bandgap circuits where the outputs 
at TINF are not necessarily the same. 
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Figure 15 A example reference of bandgap reference circuit 
If it can be assumed that the bandgap reference has only one peak like that 
depicted in Figure 15, the standard temperature coefficient expressed in equation (60), 
is often used as a metric for comparing performance of different references. 
TC𝑟𝑒𝑔 = 
𝑉𝑀𝑎𝑥−𝑉𝑀𝑖𝑛
(𝑇2−𝑇1)
106      (60) 
But this metric does not consider the possibility that different references will have 
different outputs at TREF. 
A better method for comparing the performance of bandgap reference circuits is 
to use the normalized temperature coefficient, which is been expressed like this: 
TC𝑛𝑜𝑟𝑚 = 
𝑉𝑀𝑎𝑥−𝑉𝑀𝑖𝑛
(𝑇2−𝑇1)𝑉𝑁𝑂𝑀
106      (61) 
In this equation, VNOM could be any output between VMIN and VMAX. For a good 
reference, that is a reference where VMAX-VMIN is small relative VMAX, it is not critical 
exactly what value be used for VNOM. A convenient value for VNOM is: 
 NOM REF INFV V T       (62) 
VNOM as defined in (62) will be used as the normalizing variable throughout 
the remainder of this thesis. 
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3.1.1 Relationship between Temperature Coefficients and Curvature 
The reference voltage can be represented in a Taylor series expansion about the 
inflection point as: 
   
 








1 !k
k
INF
TT
k
REF
k
INFREFREF
k
TT
T
V
TVTV
INF
   (63) 
If this expression is truncated after the second-order derivative term while 
satisfying the constraint that the first-order derivative at the inflection point is zero, the 
output of the reference can be expressed as in equation (64). 
   
 
2
2
2
2
INF
TT
REF
INFREFREF
TT
T
V
TVTV
INF




    (64) 
Since this expression is symmetric around TINF and since the maximum deviation 
in the output will occur at the extreme points on the temperature interval [T1 T2] it 
follows that: 
|VMAX-VMIN|≅ |VREF(TINF)-VREF (TINF+
∆T
2
)|   (65) 
where ΔT=T2-T1. 
Substituting equation (64) into equation (65), it follows that: 
|VMAX-VMIN|≅
∂2Vref
∂T2
|
T=TINF
(TINF+
∆T
2
-TINF)
2
2
=
∂2Vref
∂T2
|
T=TINF
∆T2
8
  (66) 
Substituting equation (66) into the equation (61) of the TC, it follows that: 
TC𝑛𝑜𝑟𝑚 = |
𝜕2𝑉𝑟𝑒𝑓
𝜕𝑇2
||
𝑇=𝑇𝐼𝑁𝐹
∆𝑇
8𝑉(𝑇𝐼𝑁𝐹)
      (67) 
According to the equation (67), TCnorm is dependent only upon the second-order 
term in the expansion, the temperature range, and the output at the output at the 
temperature inflection point. It can be observed that when the first-order derivative 
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vanishes, the normalized temperature coefficient is proportional to the curvature at the 
inflection temperature. 
3.1.2 References with output of form a+bT+cTlnT. 
For those voltage references that have an output voltage that can be expressed 
in the form of equation (35), the second-order derivative can be calculated and 
evaluated at the inflection temperature. It follows that: 
𝜕2𝑉𝑟𝑒𝑓
𝜕𝑇
|
𝑇=𝑇𝐼𝑁𝐹
=
𝑐
𝑇𝐼𝑁𝐹
       (68) 
Thus, for such references, TCnorm can be expressed as: 
TC𝑛𝑜𝑟𝑚 =
𝑐∆𝑇
8𝑉(𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
      (69) 
Since the first-order derivative of the reference voltage of these references at 
the temperature inflection point is equal to zero, it follows from equation (35) that: 
 
𝜕𝑉𝑟𝑒𝑓(𝑇𝐼𝑁𝐹)
𝜕𝑇
= 𝑏 + 𝑐(1 + 𝑙𝑛𝑇𝐼𝑁𝐹) = 0      (70) 
From the equation (70), the coefficient b can be expressed like this: 
𝑏 = −𝑐(1 + 𝑙𝑛𝑇𝐼𝑁𝐹)      (71) 
Substituting from equation (71) back to the equation (35) to get the reference 
voltage at the temperature inflection point, it follows that: 
𝑉(𝑇𝐼𝑁𝐹) = 𝑎 − 𝑐𝑇𝐼𝑁𝐹      (72) 
Substitute the equation (72) back to the equation (69), it follows that TCnorm can 
be expressed as: 
TC𝑛𝑜𝑟𝑚 = |
𝜕2𝑉𝑟𝑒𝑓
𝜕𝑇2
||
𝑇=𝑇𝐼𝑁𝐹
=
𝑐∆𝑇
8(𝑎−𝑐𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
    (73) 
Though the equations that were obtained for several references had quite 
complicated expressions for the coefficient b, the expressions for a and c were much 
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simpler. It can be observed that the expressions for TCnorm can be simply expressed in 
terms of the parameters a and c, the temperature range, and the inflection point 
temperature. It must be emphasized that this functional form is only applicable to 
references that have an output of the form a+bT+cTlnT where the coefficients a, b and 
c are independent of temperature. 
3.1.3 Comparison of different bandgap reference circuits 
Since the references considered in Chapter 2 all had an output that can be 
expressed in the form a+bT+cTlnT, equation (73) can be used to express their 
temperature coefficient. Considering the Brokaw reference circuit as an example, and 
substituting from equation (36) back to equation (73), the normalized temperature 
coefficient can be expressed as: 
TC𝑛𝑜𝑟𝑚 =
𝑐∆𝑇
8(𝑎−𝑐𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
= −
𝑘
𝑞
𝑛∆𝑇
4(𝑉𝐺0+2
𝑘
𝑞
𝑛𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
    (74) 
It can be observed that there are no design variables in TCnorm for the Brokaw 
reference and thus once the inflection temperature and temperature range are specified, 
the temperature coefficient cannot be optimized with the design variables that are 
available in the circuit. 
The normalized temperature coefficients of all the references considered in 
Chapter 2 are summarized in Table 4. 
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Table 4 Comparison of TC of bandgap circuits 
Structure 
Name 
a c 𝑇𝐶𝑛𝑜𝑟𝑚𝑙𝑖𝑧𝑒𝑑 
Brokaw 𝑉𝐺0 −2𝑛
𝑘
𝑞
 −
𝑘
𝑞 𝑛∆𝑇
4(𝑉𝐺0 + 2
𝑘
𝑞 𝑛𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
 
Banba 
𝑅3
𝑅1
𝑉𝐺0 −2𝑛
𝑅3
𝑅1
𝑘
𝑞
 −
𝑘
𝑞 𝑛∆𝑇
4(𝑉𝐺0 + 2
𝑘
𝑞 𝑛𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
 
Kuijk 𝑉𝐺0 −2𝑛
𝑘
𝑞
 −
𝑘
𝑞 𝑛∆𝑇
4(𝑉𝐺0 + 2
𝑘
𝑞 𝑛𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
 
Mietus 𝑉𝐺0 −2𝑛
𝑘
𝑞
 −
𝑘
𝑞 𝑛∆𝑇
4(𝑉𝐺0 + 2
𝑘
𝑞 𝑛𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
 
Mixed 
Bio-MOS 
𝑉𝐺0 −2𝑛
𝑘
𝑞
 −
𝑘
𝑞 𝑛∆𝑇
4(𝑉𝐺0 + 2
𝑘
𝑞 𝑛𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
 
Alternate
d 
Banba 
𝑉𝐺0 −2𝑛
𝑘
𝑞
 −
𝑘
𝑞 𝑛∆𝑇
4(𝑉𝐺0 + 2
𝑘
𝑞 𝑛𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
 
Modified 
Kuijk 
𝑉𝐺0 −2𝑛
𝑘
𝑞
 −
𝑘
𝑞 𝑛∆𝑇
4(𝑉𝐺0 + 2
𝑘
𝑞 𝑛𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
 
Though the circuit structures for the comparative structures are different and 
though the expressions for the output voltages of the references are different, it can be 
observed that the normalized temperature coefficients for all of the comparative 
structures are identical. And, as for the Brokaw circuit, there are no design variables 
39 
 
available in any of these circuits that can be used for optimization by the designer. It 
can also be shown that if the output of these circuits is normalized by the output at the 
inflection temperature, then all circuits have the same normalized output and it is given 
by the expression. 
 _
1 ln
INF
REF NORM
INF
T
a cT
T
V T
a cT
 
  
 
      (75) 
Although the normalized output and the normalized temperature coefficients are 
not dependent upon design parameters, they are dependent upon the parameter m that 
appears in the c coefficient. The value of m is typically between 2 and 4 and the value 
of n is typically around 1. Plots of the normalized output and the normalized 
temperature coefficient for these circuits for m=2.3 and n=1 appear in Figure 16 and 
Figure 17. The corresponding plots for m=3 and n=1 appear in Figure 18 and Figure 19. 
Note that the normalized temperature coefficient increases by over 50% when m 
changes from 2.3 to 3.  
 
Figure 16 Normalized Reference Output for m=2.3 
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Figure 17 Normalized TC for m=2.3 
 
Figure 18 Normalized Reference Output for m=3 
 
Figure 19 Normalized TC for m=3 
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The plots in Figure 16 are particularly useful because they characterize the 
performance of any bandgap circuit that has an output voltage of the form a+bT+cTlnT 
where: 
 1
G0
m kc
= n
a V q
       (76) 
And where the PN junction is modeled by (76). More importantly, it must be 
emphasized that these plots not related to the complicated parameter b 
3.2 Spectre Simulation Results of Reference Circuits 
The analytical results obtained for the comparative bandgap circuits were based 
upon ideal models of the operational amplifier, the basic square-law model of the MOS 
transistors, temperature-independent models for the resistors, and the analytical model 
of the PN junction given by (76). Computer simulations that include more detailed 
device models will be considered for select circuits in this section. It is anticipated that 
these results are representative to what occurs for all circuits in the comparison group. 
3.2.1 Banba reference circuit 
An implementation of the Banba circuit designed in a 0.5µm CMOS process is 
shown in Figure 20. Although a start-up circuit is required, it is not shown in the 
schematic since it does not affect performance under normal operating conditions. 
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Figure 20 Banba Reference Circuit Structure 
In this implementation, the MOS transistors were sized the same with a 
multiplier of 2. The gain of the Opamp is 80dB with no offset voltage. The ratio of the 
areas of 𝐷2 and 𝐷1 was set to 4. The remaining parameters in this design are the 
resistor values R0, R1, R2, and R3 with the three constraints R1=R2, TINF = 27℃, and an 
output voltage level that is scaled by R3. For convenience, to set the output voltage near 
1.2V at a current level of around 30uA, the resistor R3 was set to about 30K. The 
resistors R0 and R1 then were selected to satisfy the inflection point constraint of (71) 
and the equation for the polynomial coefficient b in (37). 
From these relationships, it is easy to get approximate values for R0 and R1.  
Since the device models in the simulator differ a bit from the analytical model of (15), 
the simulator was used to twist a little to get the inflection point at 27℃ . The 
component values used in this design are summarized in Table 5. The temperature 
coefficient of the resistor was set at 0 in these simulations. Since we do not have a good 
device model for the diode, the model of a generic diode, given in the Appendix, was 
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used for the diode. In this model, m=3 and n=1.22. Spectre simulation results are given 
in Figure 21. 
Table 5 Simulation parameters for Banba with diode 
V 5V 
𝑅0 2K 
𝑅1, 𝑅2 33.63K 
𝑅3 32.4K 
𝐴2
𝐴1
 4 
 
Figure 21 Banba output reference voltage 
From the simulation results of Figure 21, the temperature coefficient can be 
calculated: 
TC =
𝑉𝑚𝑎𝑥−𝑉𝑚𝑖𝑛
(𝑇𝑚𝑎𝑥−𝑇𝑚𝑖𝑛)𝑉𝑛𝑜𝑚𝑖𝑎𝑙
106 =
1.46
110×1.2001
103 = 11.1𝑝𝑝𝑚/℃  (77) 
The results presented in Figure 19 which are approximations for m=3, n=1, and 
no temperature dependence of the resistors were 6.3ppm/oC and for m=3 and n=1.22 
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they become 7.6ppm/oC over the same 110oC temperature range which is about 30% 
less than the Spectre simulation results. 
Since a good diode is not available in the process under consideration, a diode-
connected substrate PNP transistor is often used instead of the diode. The schematic 
with this modification, using an NPN transistor instead, is shown in the Figure 22.  
 
Figure 22 Banba Reference Circuit with BJT as diode 
Since the characteristics of the BJT are somewhat different than the diode, 
minor modification of the design parameters are needed to set the inflection point at 
27oC. The component values used in the design are summarized in Table 6 and the 
simulation results are shown in Figure 23. 
Table 6 Simulation parameters for Banba with diode-BJT 
V 5V 
𝑅0 2K 
𝑅1, 𝑅2 29.04K 
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Table 6 continued 
𝑅3 24K 
𝐴2
𝐴1
 4 
 
 
Figure 23 Output voltage of Banba with MOS as diode 
From the results in Figure 23, the temperature coefficient can be calculated: 
TC =
𝑉𝑚𝑎𝑥−𝑉𝑚𝑖𝑛
(𝑇𝑚𝑎𝑥−𝑇𝑚𝑖𝑛)𝑉𝑛𝑜𝑚𝑖𝑎𝑙
106 =
0.8634
110×1.17235
103 = 6.7𝑝𝑝𝑚/℃  (78) 
The new temperature coefficient obtained with the diode-connected BJT is close 
to the analytical MATLAB simulation results for m=3 and n=1 of 6.3𝑝𝑝𝑚/℃. 
The performance of the bandgap reference with diode-connected BJTs show 
some benefits compared to what is obtained with an actual diode, as explained by 
Hibiber [14]. Hibiber indicated that this is due to surface effects or the generation and 
recombination of carriers in the depletion layer of a PN junction. Though the simulation 
results for the reference with the diode-connected transistors were modestly better than 
with a simple diode, no attempt was made to conclude the models used actually reflect 
the benefits identified by Hibiber. 
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3.2.2 Brokaw reference circuit 
An implementation of the Brokaw circuit is shown in Figure 24. Although a 
start-up circuit is required, it is not shown in the schematic since it does not affect 
performance under normal operating conditions. The design strategy for setting the 
inflection temperature at 27oC is similar to that used for the Banba circuit. 
 
Figure 24 Brokaw Reference Circuit 
In this implementation, the emitter area ratio of Q1 to Q2 was set at 8 instead of 
4 as used for the simulation of the Banba reference circuit. Component values that set 
the inflection point at 27oC are shown in Table 7. The BJT model given in the Appendix 
was used for Q2. Spectre simulation results for a plot of the reference voltage are shown 
in Figure 25. 
Table 7 Simulation parameters for Brokaw with BJT 
V 4V 
𝑅1 1.773M 
𝑅2 300K 
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Table 7 continued 
𝑅3, 𝑅4 10M 
𝐴2
𝐴1
 8 
 
 
Figure 25 Output voltage of Brokaw reference circuit 
From the results shown in Figure 25, the temperature coefficient can be 
calculated: 
TC =
𝑉𝑚𝑎𝑥−𝑉𝑚𝑖𝑛
(𝑇𝑚𝑎𝑥−𝑇𝑚𝑖𝑛)𝑉𝑛𝑜𝑚𝑖𝑎𝑙
106 =
1
110×1.416
103 = 6.42𝑝𝑝𝑚/℃  (79) 
This result is close to the analytical results of 6.3𝑝𝑝𝑚/℃ shown in Figure 19 
obtained for m=3 and n=1. 
3.2.3 Kuijk reference circuit 
An implementation of the Kuijk reference circuit is shown in Figure 26. Although 
a start-up circuit is required, it is not shown in the schematic since it does not affect 
performance under normal operating conditions. Spectre result of an implementation of 
this circuit will also be compared with the analytical results presented previously. 
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Figure 26 Kuijk Reference Circuit Structure 
Initially the model given in the Appendix will be used to model the diodes. 
Design parameters that place the inflection point at 27oC are given in Table 8. A plot of 
the reference voltage versus temperature obtained with the Spectre simulation is shown 
in Figure 27. 
Table 8 Simulation parameters for Kuijk with diode 
V 5V 
𝑅0 3.609k 
𝑅1, 𝑅2 62k 
𝐴2
𝐴1
 4 
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Figure 27 Output voltage of Kuijk reference circuit 
From this plot, the temperature coefficient can be calculated: 
TC =
𝑉𝑚𝑎𝑥−𝑉𝑚𝑖𝑛
(𝑇𝑚𝑎𝑥−𝑇𝑚𝑖𝑛)𝑉𝑛𝑜𝑚𝑖𝑎𝑙
106 =
1.55
110×1.247
103 = 11.3𝑝𝑝𝑚/℃  (80) 
These results are comparable to what was obtained for the Banba circuit using 
the same model for the diodes and they differ modestly from the 7.6ppm/oC that was 
obtained for the same 110oC temperature range obtained from the analytical derivation 
with m=3 and n=1.22.  
As with the Banba circuit, Spectre simulations were also made using diode-
connected transistors instead of the simple diodes. In the Spectre simulation, the diode-
connected transistor Q1 was modeled with the NPN transistor model given in the 
Appendix. The circuit schematic corresponding to the diode-connected transistor 
configuration is shown explicitly in the Figure 28. Design parameters that place the 
inflection point at 27oC are given in Table 9. 
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Figure 28 Kuijk reference circuit with diode-BJT 
A plot of reference voltage versus temperature obtained from the Spectre 
simulation is shown in Figure 29. 
Table 9 Simulation parameters for Kuijk with diode-BJT 
V 5V 
𝑅0 4145 
𝑅1, 𝑅2 62k 
𝐴2
𝐴1
 4 
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Figure 29 Output voltage of Kuijk with diode-MOS 
From the simulation results shown in Figure 29, the temperature coefficient 
can be calculated: 
TC =
𝑉𝑚𝑎𝑥−𝑉𝑚𝑖𝑛
(𝑇𝑚𝑎𝑥−𝑇𝑚𝑖𝑛)𝑉𝑛𝑜𝑚𝑖𝑎𝑙
106 =
1.04384
110×1.4173
103 = 6.7𝑝𝑝𝑚/℃  (81) 
These results are also comparable to what was obtained with the Banba 
reference circuit using diode-connected transistors and close to the 6.3 𝑝𝑝𝑚/℃ 
obtained with the analytical formulation with m=3 and n=1. 
3.3 Performance Assessment of Selected Traditional Bandgap Reference Circuits 
From both the analytical formulations and simulation results presented in this 
chapter, several observations can be made about the selected group of traditional 
bandgap reference circuits. Firstly, the second-order derivative of the reference voltage 
with respect to temperature is determined by the parameters a and c for all references 
in this select comparison group. Secondly, the normalized temperature coefficient is 
only related to the parameters a and c and is obtained directly from the second-order 
temperature derivative. Thirdly, the temperature coefficient is independent of the design 
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variables for all circuits in this select group. Fourth, and most importantly, if the 
technology is same, the temperature coefficient is the same for all structures in this 
select group. Finally, the small difference between analytical and Spectre simulations 
is due to small differences in the models. 
Based upon the discussions that appeared in the papers where the different 
structures were introduced and based upon the lack of comparisons by the original 
authors, one would be tempted to conclude that there would be considerable differences 
in performance of these structures. One would also be tempted to conclude that the 
performance of each of the structures could be optimized through judicious choice of 
the design variables. However, it has been shown that if the temperature range, 
temperature inflection point, and the method to calculate the temperature coefficients 
are the same, the truth is that all of these structures exhibit about the same temperature-
related performance. The structures may, however, differ in voltage reference range, 
supply voltage range, and power dissipation. 
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CHAPTER IV NON-BANDGAP REFERENCE CIRCUIT 
The reference circuits considered in Chapter 2 are termed “bandgap” reference.  
They all have the unique property that the output voltage is approximately proportional 
to the bandgap voltage of silicon which is generally considered to be a physical constant.  
Though the structures were considerably different, it was shown that all of the selected 
popular bandgap circuits considered in Chapter 2 exhibited the same normalized 
temperature coefficient. The fundamental properties of these bandgap circuits were all 
derived by extracting, in some way, the bandgap voltage of silicon from one or more 
PN junctions with clever circuit structures.   
As CMOS technology is becoming increasingly dominant in industry, it may be 
worthwhile to explore if the dominant device in a CMOS process, the MOSFET, can 
replace the traditional PN junction in the design of voltage references while also 
providing better performance. There are two well-defined mode of operation of a 
MOSFET, strong inversion and weak inversion and in both to these modes there are 
three well-defined regions of operation for the MOSFET; cutoff, triode and saturation 
region. The use of the MOSFET in the design of a voltage reference circuit in both 
Weak Inversion and Strong Inversion will be considered. 
4.1 Weak Inversion Operation of MOSFET 
The term “sub-threshold region” region is used interchangeably with the term 
“weak inversion”. And either of these regions are sometimes referred to operating in 
the cutoff region. The cutoff region is often characterized by operation when 𝑉𝑔𝑠 < 𝑉𝑡ℎ.  
In the vicinity of Vgs=Vth, a region that is sometimes referred to as “moderate inversion”, 
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the device model is quite complicated. In this work, emphasis on the weak-inversion 
mode of operation will be restricted to operating conditions where Vgs<Vth-4VT.   
Under this assumption, the weak inversion model of the MOSFET can be expressed as;  
{
 
 𝐼𝐷 =
2μ𝐶𝑜𝑥𝑛
2𝑉𝑇
2
𝑒2
𝑊
𝐿
𝑒
𝑉𝑔𝑠−𝑉𝑡ℎ
𝑛𝑉𝑇 (1 − 𝑒
−
𝑉𝑑𝑠
𝑛𝑉𝑇)           𝑉𝑑𝑠 < 4𝑉𝑇
𝐼𝐷 =
2μ𝐶𝑜𝑥𝑛
2𝑉𝑇
2
𝑒2
𝑊
𝐿
𝑒
𝑉𝑔𝑠−𝑉𝑡ℎ
𝑛𝑉𝑇                       𝑉𝑑𝑠 ≥ 4𝑉𝑇
  (82) 
When the 𝑉𝑑𝑠 is larger than four times the thermal voltage, the drain current 
can be expressed as: 
 
2 2
2
2
th GS
T T
V V
nV nVOX T
D
C n V W
I e e
e L
  
 • 
      (83) 
 It can be observed from (83) that operation is much like that of the diode or 
bipolar transistor in that there is an exponential relationship between the drain current 
and the corresponding gate-source voltage.  There is also considerable similarity 
between the coefficient term 
2 2
2
2
th
T
V
nVOX TC n V W e
e L
  
 
  
 and the corresponding term in the 
model of the diode or the BJT though the bandgap voltage is absent in this coefficient 
for the MOSFET. 
4.2 Weak inversion based Banba reference circuit 
The idea of making use of the MOS transistor in a voltage reference is not new. 
In the late 1970’s Tsividis and Vittoz reported incorporating MOS transistors operating 
in the weak inversion region [16][17] in voltage reference circuits.  However, in these 
works, the MOS transistor was not a direct replacement of the diode in a diode-based 
reference circuit.  More recently Ueno [18] introduced a CMOS voltage reference 
circuit with devices operating in the subthreshold region where emphasis was placed 
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on operating at very low current levels. Geiger, Allen, and Strader [11] mentioned a 
voltage reference circuit in which diodes were directly replaced with MOS transistors 
operating on the weak inversion region but did not provide a detailed assessment of the 
performance of the circuit. 
Consider the circuit structure shown in Figure 30 Banba reference circuit with 
MOSFET in which the two MOS transistors, M1 and M2, are assumed to be operating 
in weak inversion. The structure is the same as the Banba reference circuit [10] except 
the diodes in the Banba circuit have been replaced with MOS transistors operating in 
weak inversion saturation. 
M3
M4
M1 M2
VDD
I1
I2
R0
V1 V2
R1 R2
R3
M5
VREFI3
I4 I5
 
Figure 30 Banba reference circuit with MOSFET 
To keep the MOS transistors M1 and M2 operating in weak inversion saturation, 
the voltages V1 and V2 are constrained by the inequalities and VT is the thermal voltage: 
{
4𝑉𝑇 < 𝑉1 < 𝑉𝑡ℎ − 4𝑉𝑇
4𝑉𝑇 < 𝑉2 < 𝑉𝑡ℎ − 4𝑉𝑇
      (84) 
One of the benefits of operating in weak-inversion is the low power dissipation 
potential inherent when currents are very small. However, if extremely small currents 
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flow through resistors, the resistor values would be needed to be very large to maintain 
reasonable voltage levels. The key currents in the circuit of Figure 30 will be very small 
resulting in the requirement for very large resistors. As such, this circuit may be 
applicable only in processes that have a very high sheet resistance option available. In 
this work, only Spice simulations will be considered and the size of resistors will not 
be addressed further. 
If it is assumed that the devices M3, M4, and M5 are sized the same, a standard 
circuit analysis can be used to obtain the set of 8 independent equations given in (85) 
in the 8 unknowns {VREF, V1, V2, I1, I2, I3, I4, I5}. The analysis is similar to that used to 
derive the equation set given in (37). 
1
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where the model parameters of M1 and M2 are assumed to be identical. 
The mobility and threshold voltage are both temperature dependent and can be 
expressed as 
1.5K T

       (86) 
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0th th vthV V T       (87) 
where Kµ, Vth0 and αvth are model parameters. The parameter 𝑉𝑡ℎ0  is the 
threshold voltage projected to zero kelvin. 
Substituting (86) and (87) into (85) and solving, it follows from a 
straightforward but tedious analysis that: 
𝑉𝑟𝑒𝑓 = 𝑅3𝑉𝑡ℎ0 + 𝑅3𝑇(𝛼𝑣𝑡ℎ +
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𝑘
𝑞
𝑇𝑙𝑛𝑇 (88) 
It can be observed from equation (88), that the reference voltage of the MOS-
based reference working in the subthreshold region can also be formatted like equation 
(35), and the parameter can be expressed like this: 
{
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 (89) 
Correspondingly, the temperature coefficient can be calculated from the 
equation (73) and expressed as: 
𝑇𝐶𝑛𝑜𝑟𝑚 =
𝑐∆𝑇
8(𝑎−𝑐𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
=
0.5𝑘𝑛
𝑞(𝑉𝑡ℎ0−0.5𝑛
𝑘
𝑞
𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
    (90) 
Details about an implementation of the sub-threshold Banba circuit are given in 
Table 10. The corresponding simulation results based upon the analytical expression of 
(88) are shown in Figure 31.  It can be observed that the voltage variation is 40μV 
over 100℃  and therefore the temperature coefficient over 100℃  is only 
0.3ppm/℃ .   
From these simulation results, two significant differences between the sub-
threshold MOS version of the Banba circuit and the corresponding PN-junction based 
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version given in Figure 8 can be observed. First, the output of the sub-threshold MOS 
structure is concave upward instead of concave downward. And second, the magnitude 
of the temperature coefficient is much smaller than that of the PN-junction based 
structure. Comparing over the same 100oC temperature range, the temperature 
coefficient is about a factor of 6 lower than the 2 ppm/oC obtained for the PN-junction 
based structure 
Table 10 Parameters to build reference circuit of sub-thres MOS 
IS 1.24E-08 
μ0Cox 6.61E+00 
𝑉𝑡ℎ0 1.1 
𝛼𝑣𝑡ℎ -0.0015 
n 1 
TINF 300 
J1
J2
 1.2 
a 0.802 
b 6.0744E − 06 
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Figure 31 Weak Inversion Output Voltage of the Banba Structure 
4.3 Strong Inversion Operation of MOSFET  
When the 𝑉𝑔𝑠 > 𝑉𝑡ℎ +4VT, the transistor operates in strong inversion with a 
nearly square-law relationship between drain-current and Vgs when operating in the 
saturation region (91): 
I =
μ𝐶𝑜𝑥𝑊
2𝐿
(𝑉𝑔𝑠 − 𝑉𝑡ℎ)
2      (91) 
The Banba circuit can also be used as a voltage reference when the MOSFETs 
are operating in strong inversion. Though not presented here, it can be readily shown 
that the output of a reference with strong-inversion transistors is concave upward with 
a rather large temperature coefficient relative to that achieved with weak-inversion 
MOSFETs or bipolar devices. 
4.4 Simulation results 
The results presented in the previous section were based upon analytical models 
for the MOS transistors operating in weak inversion. These analytical models do not 
include parasitic devices, such as the reverse-biased PN junctions that are inherent in a 
bulk CMOS process. Details about the exact models used in commercial circuit 
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simulators such as Spectre are difficult to obtain as well. In this section Spectre 
simulation results will be obtained and compared with the analytical results of the 
previous section. 
Initial Spectre simulations for the weak-inversion Banba circuit designed in an 
ON 0.6µm CMOS process differed considerably from the analytical results and will not 
be discussed here. But two implementations of the Banba circuit designed in the ON 
0.6µm CMOS process will be considered. One is for devices operating in deep weak 
inversion and the other is for devices operating in moderate inversion. 
4.4.1 Weak inversion based reference circuit 
A schematic from CADENCE for the Banba reference circuit using MOSFETs 
operating in weak inversion is shown in Figure 32. 
 
Figure 32 MOSFET working in sub-thres with Banba reference structure 
As mentioned above, the analytical models did not include the diffusion 
parasitic. Simulation results showing a plot of the bulk-drain IBD are shown in Figure 
31.  
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Figure 33 Bulk-Drain current versus temperature 
From these simulation results, it can be observed that the bulk-drain current 
increases dramatically after 50℃ . In an attempt to minimize the effects of this highly 
temperature-dependent leakage current, the bandgap circuit was designed for an 
inflection temperature of 0oC. This represents a modest downward shift in the inflection 
temperature from what was considered in the analytical results section. Details about 
the design are summarized in Table 11. 
Table 11 Simulation parameters for Banba with MOS in sub-thres 
V 5V 
𝑅0 147.5k 
𝑅1, 𝑅2 2.4M 
𝑅3 735.5k 
𝑊2
𝑊1
 8 
𝑀3,4 9μ ∗ 1.5μ 
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Table 11 continued 
𝑀5 9μ ∗ 0.9μ 
Before presenting simulation results for the reference, subthreshold operation 
of the MOSFETs will be verified. The relationship between the gate-source voltages of 
M1 and M2 and the threshold voltages for different temperatures are shown in Table 12.  
Comparing with the conditions for weak inversion operation given in equation (84), it 
can be observed that M1 and M2 are operating in weak inversion. 
Table 12 Voltage limitation and verification 
Temperature 
(℃) 
Threshold 
Voltage (V) 
Thermal 
Voltage 
(mV) 
V1 & V2 
reasonable 
range (V) 
V1  
Actual Value 
(V) 
V2  
Actual 
Value (V) 
-40 0.834 20.1 
(0.084,  
0.754) 
0.741 0.7 
5 0.797 24.0 
(0.096,  
0.701) 
0.686 0.637 
50 0.759 27.8 
(0.111,  
0.648) 
0.631 0.574 
Simulation results for the sub-threshold reference are shown in Figure 34. 
 
Figure 34 Output Voltage of the Banba Reference Circuit 
From the simulation results, the temperature coefficient can be calculated. For 
this design, the temperature coefficient is shown in equation (92): 
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TC =
𝑉𝑚𝑎𝑥−𝑉𝑚𝑖𝑛
(𝑇𝑚𝑎𝑥−𝑇𝑚𝑖𝑛)𝑉𝑛𝑜𝑚𝑖𝑎𝑙
106 =
4.46
90×1.201
103 = 41.3𝑝𝑝𝑚/℃  (92) 
Though the curvature characteristics are concave upward as analytically 
predicted and as shown in Figure 34 , the magnitude of the temperature coefficient is 
much larger than what was predicted analytically.  
The reasons for the difference between the Spectre simulation results and the 
analytical results are attributable of model error both of the weak-inversion operation 
of the MOSFET and the leakage current in the parasitic reverse-biased PN juntions. 
4.4.2 Moderated region based reference circuit 
Even though the analytical formulation for the MOSFET working in strong 
inversion is not as good as that for the MOSFET working in the subthreshold region, 
there is little insight into how the reference will perform if the devices are operating in 
between these two regions. This intermediate region is termed the moderate inversion 
region. A CADENCE schematic of the Banba circuit designed to operate in moderate 
inversion is shown in Figure 35. 
 
Figure 35 MOSFET working in moderate region with Banba reference circuit 
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Moderate inversion operation is characterized by the inequality of equation (93) 
shown below: 
𝑉𝑡ℎ − 4𝑉𝑇 < 𝑉𝑔𝑠 < 𝑉𝑡ℎ + 4𝑉𝑇     (93) 
The circuit parameters for a circuit designed to operate in moderate inversion 
appear in Table 13. 
Table 13 Simulation parameters for Banba with MOS in moderate 
V 6V 
𝑅0 48.4k 
𝑅1, 𝑅2 2.7k 
𝑅3 2.648k 
𝑊2
𝑊1
 8 
𝑀3,4,5 2 ∗ 6μ ∗ 6μ 
Simulation results for Vgs for several different temperatures are shown in Table 
14. It can be observed that M1 and M2 are operating in moderate inversion as desired.  
 Spectre simulation results for moderate inversion circuit shown in Figure 36. 
Table 14 Limitation of the Vgs when MOSFET working in moderate region 
Temperature(℃) 
Threshold 
Voltage(V) 
Thermal 
Voltage(mV) 
V1 & V2 
reasonable 
range(V) 
V1  
Actual 
Value(V) 
V2  
Actual 
Value(V) 
-25 0.821 21.38 (0.735,  0.907) 0.875 0.801 
30 0.775 26.12 (0.671,  0.879) 0.84 0.751 
85 0.729 30.86 (0.606,  0.852) 0.805 0.701 
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Figure 36 Output Voltage that MOS working in the moderate region 
From the simulation results, it can be observed that the temperature coefficient 
of this circuit over a 110oC temperature range, as shown in equation (94), is 4.2 ppm/oC.: 
 TC =
𝑉𝑚𝑎𝑥−𝑉𝑚𝑖𝑛
(𝑇𝑚𝑎𝑥−𝑇𝑚𝑖𝑛)𝑉𝑛𝑜𝑚𝑖𝑎𝑙
106 =
0.551
110×1.2006
103 = 4.2𝑝𝑝𝑚/℃  (94) 
These simulation results much better than what was obtained for the design in 
which MOSFET was operating in deep subthreshold region and even better than that 
achieved for the original bandgap reference circuit using diode-connected transistors.  
 Spectre simulations of other designs with the key devices operating in the 
moderate inversion region obtained by cleverly twisting the resistor values will likely 
show even better performance. Whether the good simulated performance in moderate 
inversion will actually be achieved if the circuit is fabricated is not known.  
Unfortunately, good analytical models in moderate inversion are not available and if 
they were, they would be mathematically complicated. And, good temperature-
dependent models in moderate inversion would be even more difficult to obtain. But 
the improved performance of Spectre simulations should at least justify fabricating test 
structures to see if good performance in the moderate inversion is actually achievable, 
and if so, if such a design is practical. 
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CHAPTER V COMPARISION OF BANDGAP AND NON-BANDGAP 
From the theoretical analysis of chapter 2 and 4, it is not hard to get a 
comparison of performance of bandgap and non-bandgap reference circuit. The 
normalized temperature coefficient for the bandgap reference circuit is in equation (95): 
𝑇𝐶𝑛𝑜𝑟𝑚 ≅ −
𝑛𝑘∆𝑇
4𝑞𝑇𝐼𝑁𝐹(𝑉𝐺0+
2𝑛𝑘
𝑞
𝑇𝐼𝑁𝐹)
      (95) 
For the non-bandgap reference circuit, the normalized temperature coefficient is 
in equation (96): 
𝑇𝐶𝑛𝑜𝑟𝑚 ≅
𝑛𝑘∆𝑇
16𝑞(𝑉𝑡ℎ0−0.5
𝑛𝑘
𝑞
𝑇𝐼𝑁𝐹)𝑇𝐼𝑁𝐹
     (96) 
It is still not obvious to get a comparison to tell which temperature coefficient 
is smaller under same condition from these two equations, and for convenient and 
efficient comparison, Figure 37 shows the normalized result of output voltage. The 
figure shows obviously that the curvature of non-bandgap reference circuit has better 
performance than the bandgap reference circuit. Referring to the equation (61) to 
calculate the temperature coefficient, it is obvious that under the same temperature 
range and 𝑉𝑟𝑒𝑓 , the smaller difference of voltage would get smaller temperature 
coefficient. And the smaller temperature coefficient is what engineers want. 
 
Figure 37 Normalized output voltage of bandgap and non-bandgap circuit 
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CHAPTER VI CONCLUSION AND IMPROVEMENT 
It has been shown that closed-form analytical expressions for the output voltage 
of several of the most popular bandgap references can be readily obtained. And, the 
functional form of the output voltages as a function of temperature for all reference in 
the comparison group were the same. It was also shown that all references in the 
comparison group have identical normalized temperature coefficients. Furthermore, it 
was shown that though there are several degrees of freedom available to the circuit 
designer for each of the references in the comparison group, these degrees of freedom 
can not be used to improve the temperature coefficient.  
Analytical results for a bandgap circuit using MOSFETs working in the sub-
threshold region rather than PN junctions showed better results than what is achievable 
with the original bandgap reference circuits. Spectre simulation results, however, were 
not in close agreement with the analytical formulation. Spectre simulation results for a 
reference circuit designed with the MOSFETs operating in the moderate inversion 
region showed the best performance among all of the Spectre simulation results for all 
reference circuits in a 0.6µm process but this good performance was not analytically 
verified and it is not known whether these simulation results are predictive of what can 
be expected after fabrication.  
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APPENDIX KEY MODEL PARAMETERS 
Key model parameters of typical Diode 
JSOA=1.8e-12, m=3, n=1.2 
 
Key model parameters of typical NPN BJT 
JSOA =3.3E-16, β=200 m=3 n=1.2 
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